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Abstract: We present five novel circuits intended for building a universal computer based on 
Random Pulse Computing (RPC) paradigm, a biologically-inspired way of computation in which 
variable is represented by a frequency of a Random Pulse Train (RPT) rather than a logic state. 
For the first time we investigate operation of such circuits from the point of entropy budget and 
show its relevance to numerical precision of cascaded calculations. The RPC we mention here is 
also known as "stochastic unipolar computation" in newer literature. Unlike in previous art, where 
randomness is obtained from electronics noise or a pseudorandom shift register, while processing 
circuitry is deterministic, in our approach both variable generation and signal processing rely on 
the random flip-flop (RFF), whose randomness is derived from a fundamentally random quantum 
process. This offers advantage in higher precision, better randomness of output and conceptual 
simplicity. 
Keywords: entropy, random pulse computing, randomness, random pulse train, stochastic 
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1. Introduction 
Today, computing is almost exclusively done via the Digital Computation paradigm (DC), based 
on Turing machine theoretical model. Implemented in electronics logic circuitry, which executes 
Boolean logic operations, and realized in solid-state chips, this kind of model allows very fast 
computation with an arbitrary precision. Since DC is incapable of generating randomness, a 
version enriched by a (single) random number generator, the so-called "randomized Turing 
machine", offers large speedup of certain tasks by using randomized algorithms, for example 
testing the primality of (big) numbers by Soloway-Strassen algorithm [1-2].   
A radically new, Quantum Computation (QC) paradigm has been proposed by Feynman in 1981 
[3]. It makes use of strong correlations of quantum entanglement and superposition principle to 
reach an exponential speed-up over DC of a small set of algorithms of a great practical 
importance. Input and output information to a QC is digital, however, internally it handles an 
analog construct: a multi-particle quantum state. The initial quantum state (the problem) is evolved 
by a set of operations to a final state (the solution), then measured to obtain a statistical output. A 
large effort is being put on building a universal programmable quantum computer of precision that 
would have a practical significance, but thus far technological difficulties keep that goal out of 
reach. 
The Random Pulse Computing (RPC) paradigm, proposed in a seminal work of John von 
Neumann [4] in 1956, makes use of counting pulses that appear randomly in time. RPC shortly 
flashed in 1960s only to be run over by the digital computation that flourished in 1970s. Reborn in 
mid 2010s, RPC can be thought of as a third computational paradigm, alongside to DC and QC 
paradigms. In the meantime, variations of RPC led to development of a large set of techniques 
known as stochastic computing (SC) [6-8]. In this work we are only interested in RPC that uses 
streams of electrical pulses, since this resembles biological systems. While RPC does not make 
use of quantum correlations, it crucially relies on randomness, an exclusive quantum resource, 
thus bridging the two worlds. The main drive behind the recent revival of the RPC is a hope that it 
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could efficiently (in terms of execution time, amount of hardware and energy consumption) solve 
problems that seem difficult and/or energy-consuming for the DC, but apparently easy for living 
beings, such as: learning, recognition and autonomous behavior.  
Input, output and internal signals in the RPC are random pulse trains (RPT). In its original 
appearance [5-6], the RPT is a time-wise random sequence of square logic pulses of a constant 
height and width, that appear randomly in time, as shown in Fig. 1a, wherein each positive-going 
edge can be thought of as one Poisson random event. Such events can be obtained from certain 
types of electronics noise [7], but should preferably be derived from a highly predominantly 
quantum-random process such as: decay of a nuclei, photon detection etc. In order to perform 
arithmetic operations, input RPTs are being processed by logic circuits, the same ones used in 
digital computers, with or without addition of additional entropy. The only parameter describing 
the RPT is its pulse rate, which represents a number in the RPC computer. 
          
  a)    b)       c)                                  
Fig. 1. Random pulse train in which each pulse corresponds to a Poissonian random event with 
frequency 1/ 𝑡𝑖  (a); Time-discrete RPT wherein appearance of a pulse in a given time segment of 
width ∆𝑡  is an independent binomial random event with probability 𝑝 (b); one full cycle of a 
biological nerve pulse in mammalians that lasts about 5 ms (c). 
The RPC computer can perform complex calculations through a series of interconnected basic 
operation RPC circuits. However, logic operations among digital pulses, that can appear at any 
time, can easily result in pulses of duration different than 𝜏𝑝  or glitches unfit for further use, which 
represents a great technological inconvenience. This can be circumvented by discretization of the 
timeline in segments of duration ∆𝑡, as shown in Fig. 1b, and assigning a pulse to each time 
segment randomly, with a constant probability 𝑝 . Technically, a "clock" of frequency 𝑓CLK =
1 ∆𝑡   is now defining time. A probability 𝑝 ∈  0,1  of a pulse to appear in a time segment, rather 
than frequency, is now the numerical information carried by the RPT, while RPT itself becomes a 
Binomial variate. Note that pulses will still appear with a definite frequency, namely 𝑝 ∆𝑡 , but 
time discretization ensures that pulses from various RPTs appear neatly aligned in time so that 
they can be unambiguously combined by logic circuits. Such pulses feature striking resemblance 
to electrical nerve pulses shown in Fig. 1c. In this work we use the so-called "unipolar" 
representation of the RPT since it has the closest resemblance to pulses found in synapses of 
mammalian nerve cells. Other representations known in literature are bipolar and stochastic 
single-line representations [6]. In the time-discrete RPT the pulse probability is in the range [0, 1]. 
If a different range of numerical values would be required for an application, some sort of 
mapping would have to be applied. 
Even though RPC uses digital pulses and randomness, just as probabilistic DC does, it radically 
differs from it. Firstly, with a difference that information is not in the form of a logic state of a 
register, but in the form of the RPT, the RPC fundamentally uses the time as a new dimension in 
calculation. Secondly, there is a striking difference in amount of hardware required to perform 
mathematical operations. For example, simple ANDing of two time-discrete RPTs results in 
multiplication of two real numbers (as will be explained in Section 3.1), while multiplication of 
two floating-point numbers in DC would require a circuit made of hundreds of gates. Finally, the 
RPC paradigm features a set of unique and peculiar characteristics that qualitatively resemble 
some of the characteristics of living beings and are fundamentally different from the DC 
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paradigm, which includes the following. RPC can perform complex functions with a just few 
hardware components. RPC has a high degree of immunity to computation errors originating from 
any source: components failure or damage, spurious pulse insertion or loss, etc. which allows it to 
compute reasonably well under distress [23], in contrast to DC where a single bit flip is likely to 
result in a catastrophic error. RPC operates in an intrinsic parallelism [23-24] with an immediate 
update: when a function is computed, all of its circuits contribute simultaneously and continuously 
to the result (output value) even when input variables are changing during the computation. Being 
of stochastic nature, the output value delivers a crude estimate of information it carries first, while 
increasingly smaller corrections follow at later times [22]. 
Crucial assumption of RPC is that circuits are fed by mutually independent random Binomial 
variates. If this does not hold, the ability of RPC to perform calculation is destroyed. 
Thus far, basic RPC circuits have been analyzed from perspective of their precision and simplicity 
assuming random input variables [5-9]. In this study we realize that some of these circuits generate 
highly non-random output and if this gets fed to downstream circuits, a large computation error 
may occur. For the first time, to the best of our knowledge, we investigate operation of RPC 
circuits from perspective of: a) their output entropy performance; b) its influence to the overall 
calculation precision; as well as b) overall entropy budget that we define here. We also introduce 
and test five new or improved RPC circuits. 
2. Experimental setup and methods 
2.1 Experimental setup 
The key difference of our approach to RPC, with respect to the state of the art, is that we use 
quantum randomness for generation of random pulse trains (RPTs). The source of randomness is a 
photoelectric effect [20] in which light of constant intensity falls upon the sensitive surface of a 
single-photon avalanche photodiode (SPAD) and generates free carriers. While the average rate of 
generation of free carriers is proportional to the intensity of light, as explained in Ref. [20], there is 
no parameter of the system that could possibly give any information about when a carrier is to be 
generated. Since the only parameter that governs the generation process is its rate, it is a 
Poissonian process, therefore ideally suited for creation of a RPT described above.  
For the light source we use a good quality light-emitting diode (LED) from Hamamatsu (model 
L7868, peak wavelength 𝜆0 = 670  nm, spectral width Δ𝜆 = 30  nm FWHM), operated in 
continuous (CW) mode. For our purpose, the most important feature of the light source is that the 
photon detection times are not mutually correlated and thus can be considered random [11]. The 
coherence time of a light source is given by: 
𝜏𝑐 =
𝑐𝜆0
2
Δ𝜆
 
and for our source it amounts about 50 fs. This means that, as long as our photon detection rate is 
significantly lower than 1/𝜏𝑐 ≈ 20 Tcps, photons should be uncorrelated. In our setup, we use 
detection rates less or equal to 16 Mcps, thus being over 6 orders of magnitude below the rate at 
which temporal correlations may appear.  
In a SPAD, each incoming photon has a well-defined probability (aka. quantum efficiency) of 
generating one free carrier. The carrier is internally amplified, via the avalanche mechanism, to 
give a sizeable current signal, which is subsequently amplified and shaped into a digital pulse. We 
use a low-afterpulsing SPAD, model SUR500 from Laser Components, in a home-made single-
photon detector (SPD) which makes use of active quenching and shaping circuit similar to the one 
described in Ref. [21]. The SPDs we built provide a clean detection signal virtually without any 
afterpulses or other self-correlating effects, with a typical dark count rate of 16 kcps and dead time 
of 30 ns. 
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In our setup, random pulses generated by an SPD are used either to generate time-discrete RPT or 
as an input to so-called random flip-flop (RFF) [10], a novel stochastic logic circuit which we use 
in RPC circuits to add entropy or to make random decisions. 
The heart of the setup, shown in Fig. 2, is the DE0-Nano board (Terasic) containing the Intel-
Altera FPGA chip of the Cyclone IV family with 22,320 macro cells and 4 PLLs (Phase-locked 
loops) that can be synchronized to the on-board quartz oscillator. The RPC circuits are realized 
within this chip. 
               
Fig. 2. Setup for experimental implementation and testing of RPC circuits. 
Two SPDs (Det0 and Det1) are illuminated by two independent LEDs (LED0 and LED1) operated 
in continuous (CW) mode with adjustable luminosity. Due to the randomness of photon emission 
from LEDs, detectors generate RPTs of high randomness. The average count frequency of each 
detector can be controlled by a personal computer (PC) via a frequency generator 33522A 
(Keysight), in the range from 20 kHz to 5 MHz, using the random-frequency-locked-loop (RFLL) 
approach [12]. The output signal of a detector is fed into the FPGA where a special circuit creates 
a time-digitized RPT using the following algorithm: a pulse is generated within a given time 
segment if and only if one or more pulses have been received during the previous time segment. 
This allows to generate two independent RPTs with probabilities 𝑝0 and 𝑝1 in the range of 0.02 - 
0.98, independently settable by the PC. We use those two RPTs as the input variables to the tested 
RPC basic operation circuits.  
The main system clock (CLK), that defines the time discretization, has a duty cycle of 50% (pulse 
duration of 500 ns). It is generated by a PLL, available within the FPGA, along with two copies: 
one advanced by a quarter-cycle (CLKA) and the other delayed by a quarter-cycle (CLKD). We 
have chosen the rate of 𝑓CLK = 1 MHz for the clock, so thus, the time segments, shown in Fig. 1b, 
have duration of ∆𝑡 = 1 μs. Average frequency of an RPT divided by 𝑓CLK  equals the pulse 
probability 𝑝, for the given RPT. For purpose of RPC calculations, one can imagine an RPT as a 
sequence of ones (pulse present in a given time segment) and zeros (pulse absent in a given time 
segment). The output signal of each detector is fed into the FPGA where a special circuit creates 
an RPT using the following algorithm: a pulse is generated within a given time segment if and 
only if one or more pulses have been received during the previous time segments.  
The biggest advantage of our FPGA approach is that multiple PRC circuits can be realized on the 
same chip. Their outputs are fed to a 15-channel frequency meter connected to the PC, thus up to 
15 different circuits can be simultaneously measured and results stored. An additional time-tagger 
ID900 from IdQuantique, not shown in the setup schematics, can be used to resolve arrival times 
of pulses, and store them to the PC, one RPT at a time. This information is essential for estimation 
of entropy of the RPT. 
Another important notice is that because of the way FPGA works, it virtually dictates the use of a 
discrete-time RPTs in order to obtain correct and stable results. But even so, a care needs to be 
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taken in order to avoid atomic-race conditions that lead to undefined behavior, including missing 
pulses and appearance of spurious spikes. For example, XORing two simultaneous pulses from 
different RPTs can cause short spikes before or after (or both) of the pulses. Fortunately, 
techniques that avoid such conditions are well known in the art of programming the FPGAs and 
therefore will not be addressed in this paper.  
The setup includes further eight SPDs, illuminated each by its own LED in the constant-intensity 
mode, such that each of them counts at a fixed rate 𝑓PD ≈ 16  Mcps. Each RFF is used for 
realization of one T-type RFF within the FPGA, using circuit shown in Fig. 3. A photon counting 
rate 𝑓PD  being much higher than 𝑓CLK  ensures random operation of an RFF [13]. 
Fig. 3. A random flip-flop (RFF) realized partly in the FPGA: T and CP are its inputs, Q and Q  are 
its outputs, while PD is an "internal" input (not shown in the symbol) that receives about 16 Mcps 
random pulses from a photon detector, situated outside of the FPGA and illuminated by a constant 
intensity light from an LED. Symbol of a T-type RFF is shown on the right end. 
Finally, an essential tool in our methods is a set of computer programs that simulate the circuits. It 
enabled us to precisely test a large ensemble of circuit ideas (candidates) before embarking on a 
practical realization of a few that have shown good performance. 
2.2 Methods 
2.2.1 Entropy 
In a time-discrete RPT, generation of a pulse in each time segment is an independent binomial 
random process with a constant probability. Over time an 𝑁 -dimensional vector of bits 𝒙 =
(𝑥0, 𝑥1 ,… , 𝑥𝑁−1) is created which fully represents the RTP: 𝑥𝑖 = 1 represents a pulse in the 𝑖-th 
time bin, while 𝑥𝑖 = 0 represents no pulse. Shannon entropy of such a RPT seen as a sequence of 
1-bit symbols is determined solely by its pulse probability 𝑝: 
𝐻1  𝒙 ≡ ℋ 𝑝 = −𝑝log2𝑝 −  1 − 𝑝 log2 1 − 𝑝  ,                                 (1) 
where: 
𝑝 =
1
𝑁
 𝑥𝑖  .
𝑁−1
𝑖=0
                                                                 (2) 
This definition of entropy, which considers symbols of length 𝑛 = 1 , is a good measure of 
randomness in case that symbols are generated in a statistically independent manner. In that case, 
entropy of 1 means maximally random binary sequence 𝒙 (achieved for 𝑝 = 1 2 ), a lesser value 
of entropy means a lesser randomness, and zero entropy means complete absence of randomness 
i.e. a deterministic sequence (achieved for 𝑝 = 0  or 𝑝 = 1 ). However, generally, we will be 
dealing with RTPs that are not created by an oblivious random process, but, on the contrary, suffer 
from strong and complicated self-correlation. In such a case, Eq. (1) is only an absolute upper 
limit to the Shannon entropy which, in fact, can be much smaller and even zero! An example, for 
the infinite-length toggling string is 0101010101...  Eq. (1) suggests entropy of 1, but when looked 
as a sequence of 2-bit symbols, it is just a repetition of symbol "01" thus its entropy is zero. In 
general, per-bit Shannon entropy (henceforth just "entropy") is defined as the smallest entropy in a 
set of normalized entropies for symbols of length 𝑛 ∈ ℕ: 
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𝐻 𝒙 = lim⁡inf
𝑛∈ℕ
𝐻 𝒙  𝑛 ,                                                       (3) 
where 𝒙 is the vector of bits in question, and: 
𝐻(𝒙)𝑛 = −
1
𝑛
 𝑝𝑖 log2𝑝𝑖  ,                                                         (4)
2𝑛−1
𝑖=0
 
where 𝑝𝑖  is a probability of finding 𝑖-th of the possible 2
𝑛  n-bit symbols in 𝒙 in an overlapping 
manner. For 𝑛 = 1 Eq. (3) reduces to Eq. (1). 
2.2.2 Relative entropy 
In order to determine entropy of RPTs obtained experimentally or by simulations, we wrote a 
computer program that calculates entropies according to Eq. (3). Furthermore, for evaluation of 
randomness of RPTs, we will use relative entropy which we define as: 
𝐻𝑟𝑒𝑙  𝒙 =
𝐻 𝒙 
𝐻1  𝒙 
 .                                                         (5) 
Due to the definition in Eq. (3), relative entropy is bound to interval [0, 1]. We use it as a measure 
of randomness: higher 𝐻𝑟𝑒𝑙  𝒙  means higher the randomness of 𝒙. The maximum value of 1 is 
achieved when bits (pulses) in 𝒙 are statistically independent of each other, thus the maximal 
randomness is indicated. 
In this study, we introduce a concept of entropy budget which we define as a difference between 
output and input entropy. Let us consider an 𝑛-input RPC circuit with input RPTs 𝒙0 ,… ,𝒙𝑛−1 
being characterized by pulse probabilities 𝑝0 ,… , 𝑝𝑛−1  respectively, and a single output RPT 𝒙𝑧  
characterized with a pulse probability 𝑝𝑧 , as shown in Fig. 4. 
 
Fig. 4. Possible entropy sources in a RPC circuit, available for generation of the output RPT 𝒙𝑧 : the 
input RPTs 𝒙0, … ,𝒙𝑛−1, and any internal entropy source(s) 𝒙circ . 
The Independence entropy bound theorem (see e.g. Eq. (2.96) in [14]) states that the total 
available entropy is less than or equal to the sum of input entropies: 
𝐻 𝒙0,… ,𝒙𝑛−1,𝒙circ   ≤ 𝒙circ +  𝐻 𝒙𝑖 
𝑛−1
𝑖=0
,                                             (6) 
with equality in case that all entropy sources are statistically independent of each other. We note 
that the output entropy cannot exceed the total available entropy. For example, from a 10 random 
bits that are a result of 10 throws of a fair coin, one cannot just "create" 11-th random bit by any 
deterministic manipulation: to arrive to 11 random bits, one has to acquire (at least) 1 bit worth of 
entropy from somewhere else, other than the 10 random bits, for example by performing one more 
coin throw. Therefore, entropy of 𝒙𝑧  is less than or equal to the total available entropy: 
𝐻 𝒙𝑧 ≤ 𝒙circ +  𝐻 𝒙𝑖  .
𝑛−1
𝑖=0
                                                    (7) 
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Equation (7) holds true for any RPC circuit (in fact for any circuit!). Let us now consider an 
arbitrary pulse probability function 𝑝𝑧(𝒑) where 𝒑 = (𝑝0 ,… , 𝑝𝑛−1) is a point in 𝑛-dimensional 
space of probabilities associated with input RPTs 𝒙0, … ,𝒙𝑛−1 and ask whether a circuit that would 
execute it and output a perfectly random RPT can exist. According to Eq. (7) for such a circuit it 
must hold:    
ℋ(𝑝𝑧 𝒑 ) ≤ 𝒙circ +  𝐻 𝒙𝑖   
𝑛−1
𝑖=0
                                                   (8) 
where the left side is entropy of a RPT with pulse probability 𝑝𝑧 𝒑  and right side is total entropy 
available to the circuit. We name Eq. (8) the entropy budget criterion (EBC): if it is not fulfilled, 
no circuit my exist that would perform function 𝑝𝑧(𝒑). Note that for a deterministic RPC circuit, 
by definition, the internal entropy 𝒙circ = 0 , and that this also holds true asymptotically for 
pseudo-random circuits with bounded information content, because their internal entropy averages 
to zero per-bit entropy for a long enough output RPT. For a special case of multiplication of 𝑛 
variables one can write: 
𝐻 𝒙0&𝒙1&…&𝒙𝑛−1 ≤  𝐻 𝑝𝑖 
𝑛−1
𝑖=0
 ,                                          (9) 
where we denote bitwise AND operation with symbol & and 𝑝𝑧 = 𝑝0 ∙ 𝑝1 ∙ … ∙ 𝑝𝑛−1, the entropy 
loss in the circuit is substantial, that is, entropy of the output (left side) is much smaller that the   
available entropy (right side) thus EBC holds. This is because the probability of having a pulse 
simultaneously in all input RPTs falls off quickly with the number of RPTs. 
2.2.3 Computation errors: systemic and statistical 
There are two mutually independent sources of computation errors in a RPC circuit. A statistical 
error comes from the fact that the output RPT is a binomial variate measured or available over a 
finite time, say 𝑁 clock intervals. and thus the variance of the output probability 𝑝𝑧  is given by 
𝜎2 𝑝𝑧 = 𝑁𝑝𝑧(1 − 𝑝𝑧). In this work we are solely interested in the systemic error: the one that is 
intrinsic to the circuit and persists when 𝑁 tends to infinity. 
2.2.4 Dynamic optimality 
We say that a mathematical operation 𝑝𝑧(𝒑) is dynamically optimal if for the set of its intended 
input values 𝒑 (the domain), the set of possible output values (the image) includes 0 and 1, i.e. if it 
makes use of the whole available output range. For example, the above mentioned operation of 
multiplication of 𝑛 numbers 𝑝𝑖 ∈  0,1  where 𝑖 = 0,…𝑛 − 1, is dynamically optimal: it reaches 0 
if at least one input is 0, while it reaches 1 when all inputs are equal to 1. Dynamic optimality is an 
important consideration in circuit design whose purpose is to minimize computation errors. 
3. Improved basic arithmetic circuits 
Basic arithmetic RPC circuits perform elementary binary operations: addition, subtraction, 
multiplication and division, and are a necessity towards building a universal RPC-based computer. 
On top of those, simple RPC circuits exist that can directly perform complex operations without 
reference to elementary operations, for example square and square root [6]. For an efficient RPC 
such operations should be included too. 
Binary operations addition and multiplication can be performed without approximation, and with 
relatively simple circuits. On the other hand, division and subtraction known so far, use 
approximate approaches which result in erroneous calculation. The question is whether the 
precision can be improved, and at which cost. To preserve advantages of the RPC, in the design of 
novel circuits one should take care of the following requirements: 
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1. Minimize computation error over the whole state space of input parameters; 
2. Minimize deviation from the Binomial process at the output; 
3. Minimize quantity of hardware required to build the circuit. 
Of course, these three requirements are generally pair-wise exclusive, thus generating a Mexican 
stand-off situation. Therefore, generating new and/or improved circuits for the RPC is not trivial.  
The simplest unary operation is negation: in an RPT with pulse probability 𝑝, it replaces each 
pulse with no-pulse and each no-pulse with a pulse, effectively calculating operation 1 − 𝑝. It is 
performed by the NOT logic circuit, as will be shown in Section 3.4.  
3.1 Multiplication 
Multiplication is the simplest operation in the RPC. It is well known that it can be performed with 
an AND gate, as shown in Fig. 5a [5]. If pulses with probabilities 𝑝0  and 𝑝1  from RPTs are 
independent, a probability to have two such pulses in the same time segment is just 𝑝0 ∙ 𝑝1 . 
Therefore, this circuit gives the exact result. Moreover, this circuit can be upgraded to multiply 
three or more numbers at the same time with a minimum additional hardware requirement, just by 
adding the required number of inputs to the AND gate, as shown in Fig. 5b. Regardless of the 
number of inputs, this circuit is dynamically optimal, i.e. it uses the full available dynamic range 
of inputs and outputs, hence no scaling is needed.  
              
          a)             b)                                    
Fig. 5. Circuits for exact multiplication of two numbers (a); and three numbers (b). 
This principle illustrates one of the key differences between DC and RPC. While calculation in 
DC is sequential, i.e. multiplication of several numbers assumes first multiplying two of them, 
then multiplying the result with the third one etc., until numbers are exhausted, in RPC, the 
multiplication is done simultaneously, thus yielding the fastest possible calculation with a given 
hardware. Furthermore, this multiplication circuit will perform well even if input numbers are 
changing during the calculation - a feature that has no equivalent in DC. It is easy to imagine why 
all these characteristics are favorable, if not crucial, for survival of living beings. 
Regarding entropy budget, as an example, let us take 𝑝𝑖 ≡ 1/2, in which case the total input 
entropy equals n, while the output entropy is as follows: 0.811 for 𝑛 = 2, 0.544 for 𝑛 = 3, and 
0.037 for 𝑛 = 8. The output entropy is much smaller than the sum input entropies: it is therefore 
no surprise that the multiplication circuit shown in Fig. 5, even though it is deterministic, works 
without error. 
3.2 Addition 
Sum of two probabilities spans the whole interval  0,2 , while output of an RPC circuit cannot 
surpass 1. Therefore, plain addition is neither dynamically optimal nor realizable. We will 
consider two well-known approaches to addition, shown in Fig. 6. 
The first circuit is an OR gate, shown in Fig. 6a. OR gate conveys pulses from either input to the 
output and thus "sums" the two RPTs. But, whenever two pulses from the inputs coincide in time, 
only one pulse will be formed at the output instead of two. The basic probability calculus yields 
the output pulse probability 𝑝𝑧 : 
𝑝𝑧 = 𝑝0 + 𝑝1 − 𝑝0𝑝1  .                                                          (10)  
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     a)                 b)                                    
Fig. 6. Addition circuits: approximate one with OR gate (a); exact one with a multiplexer (MUX) 
circuit (b). 
While this particular binary operation may be useful in its own right, it can also be used as an 
approximate addition since for sufficiently small 𝑝0  and/or 𝑝1  the multiplicative term becomes 
negligible. This circuit is dynamically optimal, namely 𝑝𝑧 ∈  0,1 , which can be concluded from 
the following equality: 
𝑝𝑧 = 1 −  1 − 𝑝0  1 − 𝑝1  .                                                  (11) 
Due to the statistical independence of the input RPTs, generation of the output RPT is a Binomial 
process with probability 𝑝𝑧 . Therefore, the output RPT has a maximal relative entropy, from 
which we conclude that this circuit satisfies the EBC. 
This circuit can be generalized to perform a simultaneous operation on three or more numbers by 
just adding physical inputs to the OR gate. For example, for three RPTs with probabilities 
𝑝0 , 𝑝1 , 𝑝2 a 3-input OR gate would calculate: 
𝑝𝑧 = 𝑝0 + 𝑝1 + 𝑝1 − 𝑝0𝑝1 − 𝑝1𝑝2 − 𝑝2𝑝0 + 𝑝0𝑝1𝑝2 = 1 −  1 − 𝑝0  1 − 𝑝1  1 − 𝑝2     12  
which is again dynamically optimal and calculates approximate summation in the limit of 
vanishing input probabilities. 
The second addition circuit, shown in Fig. 6b, is based on a multiplexer (MUX) driven by a RFF. 
Upon each clock, MUX selects randomly, and with equal probability, the input from which it 
conveys signal to the output, resulting in the following operation: 
𝑝𝑧 =
𝑝0 + 𝑝1
2
.                                                                  13  
This circuit is dynamically optimal. Randomness of the selection process is crucial for output to be 
a random, binomial RPT. The extra factor 1/2 is not a caveat because it can be counted in a 
calculation. However, a caution needs to be exercised because this kind of binary (2-input) 
addition is not associative: 
1
2
 
1
2
 𝑝0 + 𝑝1 + 𝑝2 ≠
1
2
 𝑝0 +
1
2
 𝑝1 + 𝑝2   .                           (14) 
According to the EBC, the deterministic circuit that would perform this operation is impossible. 
This is illustrated by theoretical calculation shown in Fig. 7. The orange-red tongues indicate areas 
of input variables for which total entropy of inputs is less that the entropy of output. In particular, 
input combinations 𝑝0 = 0, 𝑝1 = 1 and 𝑝0 = 1, 𝑝1 = 0 have a zero total entropy, while the output 
entropy is 1 (per time segment). From that, one concludes that a feasible circuit must contain an 
internal entropy source capable of generating at least entropy of 1.  
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 Fig. 7. Entropy budget of a summation circuit with inputs  𝑝0 and 𝑝1 that would output 𝑝𝑧 = (𝑝0 +
𝑝1)/2. Plot shows the function ℋ 𝑝0, 𝑝1 = ℋ(𝑝𝑧) −  ℋ 𝑝0 + ℋ 𝑝1  . 
On the other hand, if input probabilities are halved, as effectively done by the RFF in the circuit 
shown in Fig. 6b, the entropy budget inequality becomes satisfied: 
𝐻  
𝑝0 + 𝑝1  
2
 ≤ 𝐻  
𝑝0
2
 +  𝐻  
𝑝1
2
  .                                         (15) 
This is an example of a circuit that uses internal source of entropy in order to meet the EBC. 
Indeed, the clocked RFF circuit acts as an entropy source of exactly 1, so the equality in Eq.(8) is 
achieved. 
One could ask here whether a deterministic circuit could be made, which operates correctly in the 
region of input parameters allowed by the EBC (green and blue parts of the surface). For example, 
let us consider 𝑝0 = 0.45, 𝑝1 = 0.3, thus 𝑝𝑧 = 0.375. This point is well within the green-blue 
area. The total input entropy is ℋ 0.45 + ℋ 0.3 ≈ 0.993 + 0.881 = 1.874 , while output 
entropy is ℋ 0.375 = 0.954. At a first glance the input entropy seems more than enough to 
create the output RPT, but we must consider the operation that the circuit is supposed to perform, 
in this case the half-sum given by Eq. (13). This operation is symmetric in the two inputs so it 
must blindly treat them equally. The only way to arrive to the half-sum symmetrically, is to select 
pulses from either input with equal probability. As explained above, the selection process must be 
random and that costs entropy of 1. If that much entropy is supplied from inputs, then 0.874 is 
left, which is less than necessary to generate the output! In fact, the only input point for which 
there is enough output entropy is 𝑝0 = 𝑝1 = 0.5, which is of no practical interest. This illustrates 
that, even though EBC is a necessary condition for a function to be realizable in a physical RPC 
circuit, it is not sufficient because the function itself can pose additional requirement on the 
entropy budget. 
Anyway, at least in principle, the fractional summation circuit shown in Fig. 6b can be generalized 
to sum n inputs simultaneously, by using one-out-of-n random MUX circuit. However, realization 
of such a circuit is not straightforward. In fact, it is not currently known how to make such a 
MUX, unless n is a power of 2, which can be realized through a binary tree of one-out-of-two 
MUXes. Nevertheless, this fact is hardly a show-stopper: to sum 𝑚 RPTs, it suffices to find n such 
that 2𝑛 ≥ 𝑚, then use any 𝑚 inputs of a 2𝑛 -input summation circuit and ground (set to 𝑝 = 0) the 
rest 2𝑛 −𝑚 inputs. The sum would appear divided by 2𝑛 .  
3.3 Division 
Division is a difficult operation in RPC and only approximate methods to realize it are known. It is 
so for various reasons. Firstly, division can result in a value larger than 1. Because of that, we will 
consider a "clipped" division: 𝑝𝑧 𝑝0,𝑝1 = Min 𝑝0 𝑝1 , 1 , which is not reversible on the whole domain. 
11 
 
 
Fig. 8. Entropy budget of a division circuit with inputs  𝑝0  and 𝑝1  that would output clipped 
division 𝑝𝑧 = Min 𝑝0 𝑝1 , 1 . Plot shows the function  ℋ 𝑝0, 𝑝1 = ℋ(𝑝𝑧) −  ℋ 𝑝0 + ℋ 𝑝1  . 
Secondly, division of two small numbers may yield the output entropy larger than the sum of 
entropies of the two input numbers, leading to EBC not being fulfilled. For example, in case 
𝑝0 = 0.02, 𝑝1 = 0.04 ⟹  𝑝𝑧 = 𝑝0 𝑝1 = 0.5 we have total input entropy ℋ 𝑝0 + ℋ 𝑝1 = 0.384 
while output entropy ℋ 𝑝𝑧 = 1. The EBC for the clipped division is not fulfilled in a sizeable area 
around point (0, 0), as shown in Fig. 8. Therefore, a deterministic circuit for division is not 
possible. 
One way to realize division is through a negative feedback loop. The idea is to start with a guessed 
value of 𝑝𝑧  (say 0.5), multiply it with 𝑝1 (we do know how to multiply exactly!) and compare the 
result to 𝑝0. If the result is smaller than 𝑝0 , we enlarge 𝑝𝑧  by a small increment, but if it is larger, 
we decrease it. This iterative process will lead to an equilibrium around the right solution. A 
circuit that does that, published in Refs. [6] and [9], is shown in Fig. 9a. Unlike other circuits 
discussed thus far, this one effectively generates pulses of width ∆𝑡, because of which consecutive 
pulses are "glued" into one long pulse thus lowering the apparent number of pulses. Since in our 
setup we measure frequency of pulses, as well as to preserve bio-similarity, we modified this 
circuit to produce pulses of standard width ∆𝑡/2, as shown in Fig. 9b and named it DIV1. 
   
            a)               b)                                    
Fig. 9. Feedback based division circuit: erroneous version (a); the correct version (DIV1) (b). 
We note that, in this work, it is always assumed that an 𝑁-bit counter can neither count over its 
maximum (2𝑁 − 1) nor below zero. This is achieved by a simple control circuitry not shown in the 
schematics.  
The transfer function and errors of the divider DIV1, for a certain space of input parameters 𝑝0, 𝑝1 
and counter bit of length 𝑁, are shown in Fig. 10.  
Here, and in the rest of the presentation, colored curves present measurements, each made by 
connecting 72 measured points by a piece-wise straight line. Each point is measured with a 
statistics of 8 ∙ 107 bits (time intervals) in order to reach the statistical error of only 0.00011. 
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Shown only in Fig. 10a, black dots represent a Monte Carlo simulation, performed by a program 
that we wrote from scratch in plain C computer language. Measurements and simulation coincide 
within the statistical error. We made the same check for all subsequent circuits to make sure that 
both our simulations and practical circuits work correctly. Because of their precision and relative 
simplicity in terms of programming effort, we find that simulations are an important tool in 
construction and practical realization of novel circuits. 
                        
                a)        b) 
Fig. 10. The transfer function (a); and errors from the ideal division calculation (b), for the circuit  
DIV1, shown in Fig. 9b. 
In the case 𝑝1 > 𝑝0, the function levels off close to the maximum possible value of 1, as shown in 
Fig. 10a. This behavior is also visible in the graph of errors shown in Fig 10b. We see that the 
error is largest when 𝑝1 ≈ 𝑝0 . On the other hand, the error becomes smaller with enlarging 
counter's number of 𝑁 bits, but can reach 1% in the worst case, even for an 8-bit counter. 
However, the circuit in Fig. 9b exhibits several setbacks [24]. Firstly, the LFSR shifts by one bit 
with each CLK pulse so consecutive numbers to which comparators compares to are not 
independent. This tends to correlate output bits and lower the output entropy. One way to improve 
this could be to shift the LFSR by 𝑁  bits on each CLK pulse (which is technologically 
cumbersome and requires longer LFSR) or to use 𝑁  independent LFSRs (which is resource-
expensive). Next, one cannot use the same LFSR for multiple circuits because their outputs would 
become cross-correlated. Finally, a LFSR must be seeded with a non-zero random number to 
operate. In order to avoid cross-correlations, seeds should be different for each LFSRs or LFSRs 
should all be different, which would greatly complicate the RPC computer. 
In order to avoid these pitfalls all in one stroke, we propose here to use true randomness 
implemented via RFFs, as shown in Fig. 11. According to [10], a T-type RFF (TRFF) acts as an 
ordinary TFF with a difference that its clock input (Cp) acts with probability of 0.5, randomly. 
Thus, if T input is held HIGH, a TRFF generates an independent, truly random bit upon each 
clock pulse. Following the usual convention, if T input is drawn unconnected, it is assumed being 
HIGH. 
 
Fig. 11. The improved division circuit DIV2 uses of T-type random flip-flops as internal source of 
entropy. 
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Indeed, we find that this circuit, named DIV2, performs better in terms of output randomness than 
circuit DIV1, but their precision is virtually the same (to within 0.1%) and shown in Fig. 10. To 
further improve the precision of division and reduce the hardware cost, we propose a new circuit 
DIV3, shown in Fig. 12.  
  
Fig. 12. A simple and precise deterministic division circuit DIV3. 
This circuit is much more sensitive to error on the output and therefore achieves better precision 
with a given counter capacity (𝑁 ), while at the same time it does not require sources of 
randomness nor a resource-expensive digital comparator. Its transfer function and errors are 
shown in Fig. 13. 
                         
          a)                  b) 
Fig. 13. The transfer function (a); and errors from the ideal division calculation (b) for the circuit 
DIV3. 
We note much faster leveling-off with the same counter capacity 𝑁 (Fig. 13a). The error, shown in 
Fig. 13b, is strongly reduced and peaking only around the "knee" where the circuit enters 
saturation. DIV3 is a deterministic division circuit. In our entropy budget analysis, illustrated in 
Fig. 8, we have proven that such a circuit cannot work correctly. Indeed, since it either passes high 
frequency pulses from CLK or blocks them, DIV3 tends to generate long bursts of consecutive 
pulses followed by long periods of absence of pulses, as shown in the oscillogram in Fig. 14a for 
the division 𝑝0 𝑝1 = 0.3 0.5 . This type of output has a low relative entropy. Much better 
randomness is achieved by the circuit DIV2 for the same input variables, as illustrated in Fig. 14b.  
                           
         a)                 b) 
Fig. 14. Oscillograms of output RPTs from division circuits DIV3 (a) and DIV2 (b), for input 
values 𝑝0 = 0.3 and 𝑝1 = 0.5.  
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To evaluate output randomness from different circuits numerically, we calculate relative entropy 
on long series of RPTs obtained experimentally from the three division circuits. Results are shown 
in Fig. 15. 
                       
                 a)        b) 
Fig. 15. Relative entropy of the output of the three division circuits that approximately calculate 
𝑝0 𝑝1 , for 𝑝1 = 0.1, 0.5 and 0.9, for a counter of 𝑁 =  4 bits (a) and 𝑁 =  8 bits (b). 
For a short counter (𝑁 = 4 bits), we see that DIV2 is by far the best one for virtually any 
combination of 𝑝0  and 𝑝1 , with respect to the output entropy. We note that replacing LFSR in 
DIV1 with RFFs in DIV2 significantly improves the entropy, and thus randomness, of the circuit. 
Thus DIV2 is a clear winner for a general purpose division. Nevertheless, due to its low hardware 
cost and high precision DIV3 is still a valuable circuit. Namely, even though DIV3 generally 
performs miserably in terms of entropy, it becomes quite good for 𝑝1 ≤ 0.1 where it is roughly 
equal to DIV1 for a short counter (𝑁 = 4) and even better than DIV1 and close to DIV2 for a long 
counter (𝑁 = 8). Therefore if in a complex calculation input 𝑝1  limited to about 0.1 for any 
reason, then DIV3 is a good choice for a divider. Furthermore, note that exponential distribution, 
characteristic of a high-entropy RPT, has the largest variance of all possible distributions. Since 
distributions generated by DIV3 can strongly deviate from exponential, they will generally 
converge faster to the mean value. This means that, along being more precise, DIV3 is also faster 
than other circuits. Therefore, whenever division is the last circuit in a calculation chain, DIV3 is 
an ideal choice.  
3.4 Subtraction 
Subtraction seems to be the most complicated of all basic arithmetic functions in the RPC 
paradigm. The only known way to perform subtraction exactly is by using the following identity: 
𝑝1 − 𝑝0 =  1 −
𝑝0
𝑝1
 𝑝1                                                           16  
which includes division. Circuit that executes Eq. 16 exactly is shown in Fig. 16a. By inserting the 
practical division circuit DIV1 shown in Fig. 9b, one arrives to the practical subtraction circuit in 
Fig. 16b, t hat we name SUB1. 
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a)         b)  
Fig. 16. Subtraction via division principle (a); a subtraction circuit SUB1 that uses DIV1.  
Again, improvement in randomness and hardware reduction, without a gain in precision, can be 
obtained by substituting LFSR with TRFF, as shown in Fig. 17. 
 
Fig. 17. Subtraction circuit SUB2 with an improved output randomness. 
Transfer function and errors of circuit SUB1, virtually equal to those of SUB2, are shown in Fig. 
18.  
                        
                a)        b) 
Fig. 18. Measured transfer function (a); and errors (difference from the ideal division) (b) for the 
circuit SUB1, for a fixed value of 𝑝1 = 0.3 and counter capacities of 𝑁 = 2, 4,6 and 8 bits The 
results are equal for the improved circuit SUB2.  
Following the fact that deterministic circuit for division is not possible and that a subtraction 
circuit can be obtained from division and a few deterministic circuits, one might be tempted to 
conclude that deterministic subtraction circuit is not possible. Surprisingly, entropy budget 
analysis, similar to ones presented in Figs. 7 and 8, reveals that EBC holds for subtraction. 
Therefore, a deterministic circuit that would perform subtraction is not forbidden by EBC. 
However, it does not mean that such a circuit is feasible nor it gives any clue on how to build it. 
Towards that end, we propose a deterministic subtraction circuit shown in Fig. 19, which exhibits 
significantly improved precision, but unfortunately a bad randomness and, consequently, a low 
relative entropy of the output. 
  
 Fig. 19. A simple and precise subtraction circuit SUB3 with counter of 𝑁 = 4 bits. 
The circuit functions in the following way. The counter memorizes how many pulses arrived from 
𝑝0 and inhibits exactly that many pulses from 𝑝1 . Therefore, in principle, it should perform an 
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exact subtraction. However, error occurs if counter does not have enough capacity to count all 
pulses from 𝑝0  before a pulse from 𝑝1  arrives. The chance of this happening is highest when 
𝑝0 ≈  𝑝1 and can be lowered by using a bigger counter. Even though this subtractor is not derived 
from a divider, the transfer function and errors, shown in Fig. 20, show close resemblance to 
patterns seen in division circuit in Fig. 12.  
                          
               a)         b) 
Fig. 20. Measured transfer function (a); and errors (difference from the ideal division) (b) for the 
circuit SUB3, for a fixed value of 𝑝1 = 0.3 and counter capacities of 𝑁 = 2, 4 and 6 bits. 
As in Fig. 18, we see there is a sharp edge between linear parts indicating small computation 
errors. In fact, explanation of the transfer function and errors is quite similar to that of the division 
circuit DIV3 in Fig. 12. The output RPT of SUB3 will consist of alternating parts of high and low 
frequency, a behavior similar to and of same origin as explained for the division circuit DIV3. 
This leads to an entropy lower than maximal for a given output probability of pulses 𝑝𝑧 . Figure 21 
shows relative entropy of measured outputs of the three presented subtraction circuits. 
                         
                a)          b) 
Fig. 21. Relative entropy of the output of the three subtraction circuits that calculate 𝑝1 − 𝑝0, for 
𝑝1 = 0.1, 0.5 and 0.9, for a counter of 𝑁 =  4 bits (a) and 𝑁 =  8 bits (b). 
We see that SUB2 has by far the best entropy for virtually any combination of 𝑝0 and 𝑝1, which is 
expected since it has been derived from DIV2. Interestingly, the deterministic circuit SUB3 
performs better in terms of entropy than SUB2 for large values of 𝑝1, as well as being far more 
precise. Contrarily, for smaller values of 𝑝1 its entropy performance is much worse than that of the 
other two circuits for reasons explained above. As argued for DIV3, SUB3 can be used in 
favorable input conditions and is a circuit of choice for the last circuit in a calculation chain. 
Ultimately, the division circuit DIV3 and the subtraction circuit SUB3 are perhaps the most 
precise possible ones, but with not-so-great output randomness. It may be that there is an 
inevitable trade-off between precision and randomness of the output, but we leave these questions 
open for further investigation. 
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4. A flow control circuit: the magnitude comparator 
A universal computing machine must have a flow control that allows for decision tree branching 
loops etc. This is usually done through a function that compares two numbers, such as 𝑝0 > 𝑝1 , 
which returns TRUE or FALSE (logical 1 or 0, respectively), while in RPC it would return the 
RPT with 𝑝 = 1 or 𝑝 = 0, respectively.  
We note that subtraction circuit SUB3 goes into saturation and yields 0 for all 𝑝0 > 𝑝1, which, in 
theory, could be used to detect that 𝑝0 > 𝑝1. But this measure is not sharp: it won't switch to 1 as 
soon as 𝑝0 < 𝑝1 , rather it would give a small value equal to 𝑝1 − 𝑝0. Instead, we propose a simple 
circuit, shown in Fig. 22a, that performs an arbitrary sharp comparison function. Output, being a 
RPT rather than a logic state, means that it can assume a value anywhere in the range  0, 1 , not 
only exact 0 or 1.  
        
  a)                                                                                             b) 
Fig. 22. The comparator circuit (a) and its transfer functions for various counter bit-lengths (b). 
This circuit yields 0 when 𝑝0 < 𝑝1 and switch to 1 when 𝑝0 > 𝑝1, with a sharpness that depends 
on the capacity of the counter, as seen in Fig. 22b. We find, heuristically, an approximate 
description of the transfer function of the circuit: 
𝑓 𝑝0 , 𝑝1 ≈
1
1 + exp  
9
8
2𝑁+1 𝑝1 − 𝑝0  
 .                                  17  
The hardware efficiency of this circuit is best appreciated by noting that the slope (derivative) of 
the transfer function at the point 𝑝0 = 𝑝1  is equal to  9 16  2
𝑁 , that is, it rises exponentially with 
length of the counter 𝑁. 
If, instead of an RPT, a steady logic state is required, for example for interfacing to a conventional 
computer, then the AND gate and the CLK input can be omitted with the output being the most 
significant bit (MSB) of the counter. The MSB of the counter presents the best possible 
conversion of the comparator to a logic state.  
5. Influence of non-maximal entropy to the precision of calculations 
In an RPC computer, complex functions are achieved by connecting basic operation circuits in a 
network. As noted, the crucial assumption for proper operation of a RPC circuit is maximum 
randomness (i.e. relative entropy) of its input RPTs. However, as we have demonstrated, some 
circuits do not generate random output so, when connected in a network, the downstream circuit(s) 
will be fed by a non-maximal entropy. To illustrate the problem, we use the standard squaring 
circuit [9] fed by a one of division or subtraction circuits (DIV1-3, SUB1-3) that we studied 
above, as shown in Fig. 23. 
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Fig. 23. A circuit for testing an FPGA realization of a squaring circuit for a time-discrete RPT. The 
circuit multiplies the input RPT with its copy delayed by one period of the CLK clock.   
We have already shown that these circuits produce a non-maximal entropy. To see how this 
influences precision of squaring, we measure two types of errors.  
The first type of error is an overall operation error, defined as 𝑝𝑦 −  𝑝0 𝑝1  
2 for a division circuit 
and 𝑝𝑦 −  𝑝1 − 𝑝0 
2 for a subtraction circuit. The respective results are shown in Figs. 24a and 
24b. Referring to Figs. 15 and 21, we see that the superior output entropy performance of RFF-
based circuits DIV2 and SUB2 translates into 1-2 orders of magnitude smaller error in the region 
of interest (where 𝑝0 < 𝑝1). 
The second type of error accounts only for the error made by the squaring circuit, namely: 
𝑝𝑦 − 𝑝𝑧
2, and is shown in Figs. 24c and 24d. This type of error shows how much is precision of 
the square circuit alone affected by receiving the non-maximal input entropy. Here, we find that 
circuits DIV1 and SUB1 yield 1-2 orders smaller error than the other two circuits, in any region. If 
the squaring circuit is fed by a maximum-entropy input, this type of error would be zero, from 
which we conclude that any squaring error is a consequence of the input having a non-maximum 
entropy. This again emphasizes the importance of having good randomness at output of RPC 
circuits. 
   
     a)                         b) 
   
                c)       d) 
Fig. 24. Computation errors for composite circuits: total errors of division and subtraction circuits 
followed by the square circuit (a) and (b); squaring errors of division and subtraction circuits 
followed by the square circuit (c) and (d). Statistical error margins on all figures are on the order of 
10−6. 
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Conclusions and discussion 
In this work we have introduced five new or improved circuits for the RPC paradigm and studied 
them along with several already known ones. For the first time we use notion of entropy in study 
of RPC circuits. We find a rule that we name "entropy budget criterion" (EBC), which states that 
output entropy of any physical circuit is smaller or equal to the sum of all input and internal 
entropies. Using EBC we find that 𝑛-ary multiplication can be done with a deterministic circuit 
(an 𝑛 -input AND gate), but the other three elementary arithmetic operations, namely: binary 
addition-divided-by-two, subtraction and division, cannot be accomplished by deterministic 
circuits. Furthermore, we find that the lower limit on required entropy is set by equality in EBC, 
while there is no clear upper limit for it depends on the mathematical function which circuit is 
supposed to perform.  
In the previous art, individual RPC circuits have been selected based on their precision when 
maximally random input(s) are assumed [6-8]. This approach has led to a large calculation errors, 
for example in evaluation of polynomials [9]. In this study, for the first time, we find that such 
analysis is insufficient, and that randomness of the output must be taken into consideration. Based 
upon a case study of the squaring circuit, as well as theoretical arguments, we conclude that a non-
maximal output entropy at the output of an RPC circuit causes error in subsequent calculations and 
can seriously limit precision of complex calculations that use circuits. Since, eventually, the goal 
is to build a universal RPC computer made of complex network of RPC circuits, one should strive 
to design circuits that output relative entropy as high as possible. Bearing that in mind, we have 
presented here several new circuits with improved output randomness, and shown that they indeed 
cause lesser error in subsequent calculation than the previously known ones. Finally, to build a 
programmable computer, we also need a flow control circuit such as the comparator which we 
presented in the last section. 
Regarding circuit complexity of circuits presented here, one needs up to three distinct logic sub-
circuits: a magnitude comparator, a counter, and an integer random number generator (here 
realized with a LFSR or TRFF), all of the same length of 𝑁 bits. Taking into account that each of 
the 𝑁 edge-triggered flip-flops required in an 𝑁-bit counter consists of 6 gates, that a LFSR should 
consist of at least 2𝑁 flip-flops, and that a magnitude comparator contains a table of 𝑁2 possible 
input combinations and thus consists of dozens or hundreds of logic gates with possible trade-offs 
between complexity and speed, there is clearly a dramatic rise in circuit complexity of division, 
subtraction and comparator circuits in comparison to multiplication and addition. On the other 
hand, low hardware cost is supposed to be one of the main advantages of the RPC. Motivated by 
that, Liu and Parhi proposed a one-gate circuit for subtraction with NOR gate [9]. That circuit 
yields very imprecise calculation unless  𝑝1 is close to 1 and 𝑝0 is close to 0, but can be improved 
by adding a series of  "enhancement" circuits. However, the enhancement circuit itself is not 
simple (3 gates and a flip-flop) and precision is not much improved even when so many 
enhancement circuits are used that the complexity, in terms of the number of logic gates, 
approaches the counter-based circuit.  
Contrary to that approach, we believe that what one should be looking at, when considering 
complexity of a circuit, is its cost in terms of biologically available functions - not in terms of their 
realization in the FPGA technology. One should be concerned whether counters, comparators and 
random pulse generators readily exist in live brain neurons as elementary circuits. It turns out that 
they do. The cell body of a mammal neuron contains a specialized structure, the axon hillock [15], 
that processes signals from multitude of synapses in a way similar to an up/down counter followed 
by a comparator and on top of that it features the ability to invert input signals and reset the 
counter. Excitatory pulses from synapses increase, while inhibitory pulses decrease the state of the 
neuronal counter. Literature is vague on how many pulses can a neuron count before going into 
saturation, but some works mention thousands [16], which could account for up to 10-12 bits. 
Thus, a single neuron integrates most, if not all, of the functions required to build RPC circuits 
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presented in this work. Additionally, it has been found that some simple neurons emit random 
pulses without any input [17]. These may serve as source of additional entropy, equivalent of the 
random number generator. 
Thus, the live neuron biology inspires us to follow the approach that includes counters and 
comparators. In doing so, one has to bear in mind that while the digital approach, adopted here, is 
very useful for understanding of basic principles of RPC, it is not necessarily the most hardware-
efficient way to realize them. Indeed, recent research has demonstrated neuron-like functions by 
use of analog silicon chips [18], photon-induced plasticity of Si3N4SiO2 [19] etc. We believe that 
bio-inspired research of RPC circuits can lead to high performance artificial networks as well as to 
better understanding of live neurons and neuronal networks. 
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